Implementing a Simple Continuous Speech Recognition System on an FPGA

Research output: Contribution to conference (unpublished)Paper


Colleges, School and Institutes


Speech recognition is a computationally demanding task, particularly the stage which uses Viterbi decoding for converting pre-processed speech data into words or sub-word units. We present an FPGA implementations of the decoder based on continuous hidden Markov models (HMMs) representing monophones, and demonstrate that it can process speech 75 times real time, using 45% of the slices of a Xilinx Virtex XCV1000

Bibliographic note

©2002 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.


Original languageEnglish
Number of pages2
Publication statusPublished - 1 Jan 2002
EventIEEE Symposium on Field Programmable Custom Computing Machines -
Duration: 1 Jan 2002 → …


ConferenceIEEE Symposium on Field Programmable Custom Computing Machines
Period1/01/02 → …