Abstract
Performing Viterbi decoding for continuous real-time speech recognition is a highly computationally-demanding task, but is one which can take good advantage of a parallel processing architecture. To this end, we describe a system which uses an FPGA for the decoding and a PC for pre- and post-processing, taking advantage of the properties of this kind of programmable logic device, specifically its ability to perform in parallel the large number of additions and comparisons required. We compare the performance of the FPGA decoder to a software equivalent, and discuss issues related to this implementation.
Original language | English |
---|---|
Title of host publication | Field-Programmable Logic and Applications, 11th International Conference, FPL 2001. Proceedings |
Publisher | Springer |
Pages | 81-90 |
Number of pages | 10 |
Publication status | Published - 1 Jan 2001 |
Event | International Conference on Field-Programmable Logic and Applications - Duration: 1 Jan 2001 → … |
Publication series
Name | Lecture Notes in Computer Science |
---|---|
Publisher | Springer Verlag |
Volume | 2147 |
ISSN (Print) | 0302-9743 |
ISSN (Electronic) | 1611-3349 |
Conference
Conference | International Conference on Field-Programmable Logic and Applications |
---|---|
Period | 1/01/01 → … |
Bibliographical note
nullThe original publication is available at www.springerlink.com